Pascal and Francis Bibliographic Databases

Help

Search results

Your search

au.\*:("TAKEUCHI, Kiyoshi")

Results 1 to 8 of 8

  • Page / 1
Export

Selection :

  • and

Impact of Discrete-Charge-Induced Variability on Scaled MOS Devices : Solid-State Circuit Design -Architecture, Circuit, Device and Design MethodologyTAKEUCHI, Kiyoshi.IEICE transactions on electronics. 2012, Vol 95, Num 4, pp 414-420, issn 0916-8524, 7 p.Article

Statistical Compact Model Parameter Extraction by Direct Fitting to VariationsTAKEUCHI, Kiyoshi; HANE, Masami.I.E.E.E. transactions on electron devices. 2008, Vol 55, Num 6, pp 1487-1493, issn 0018-9383, 7 p.Article

TOPOLOGICAL RADON TRANSFORMS AND DEGREE FORMULAS FOR DUAL VARIETIESMATSUI, Yutaka; TAKEUCHI, Kiyoshi.Proceedings of the American Mathematical Society. 2008, Vol 136, Num 7, pp 2365-2373, issn 0002-9939, 9 p.Article

Source/drain optimization of double gate finfet considering GIDL for low standby power devices : Low-power, high-speed LSIs and related technologiesTANAKA, Katsuhiko; TAKEUCHI, Kiyoshi; HANE, Masami et al.IEICE transactions on electronics. 2007, Vol 90, Num 4, pp 842-847, issn 0916-8524, 6 p.Article

Transport properties of sub-10-nm planar-bulk-CMOS devicesWAKABAYASHI, Hitoshi; EZAKI, Tatsuya; MOGAMI, Tohru et al.International Electron Devices Meeting. 2004, pp 429-432, isbn 0-7803-8684-1, 1Vol, 4 p.Conference Paper

Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMsTAKEDA, Koichi; SAITO, Toshio; ASAYAMA, Shinobu et al.IEEE journal of solid-state circuits. 2011, Vol 46, Num 4, pp 806-814, issn 0018-9200, 9 p.Conference Paper

Characteristics and modeling of sub-10-nm planar bulk CMOS devices fabricated by lateral source/drain junction control : Advanced compact models and 45-nm modeling challengesWAKABAYASHI, Hitoshi; EZAKI, Tatsuya; YAMAMOTO, Toyoji et al.I.E.E.E. transactions on electron devices. 2006, Vol 53, Num 9, pp 1961-1970, issn 0018-9383, 10 p.Article

Direct Measurement of Correlation Between SRAM Noise Margin and Individual Cell Transistor Variability by Using Device Matrix Array : CHARACTERIZATION OF NANO CMOS VARIABIALITY BY SIMULATION AND MEASUREMENTSHIRAMOTO, Toshiro; SUZUKI, Makoto; XIAOWEI SONG et al.I.E.E.E. transactions on electron devices. 2011, Vol 58, Num 8, pp 2249-2256, issn 0018-9383, 8 p.Article

  • Page / 1